• Home
  • Download
  • Elettro::Wiki
  • Sitemap
  • Feedback

Elettrolinux

Categories

  • Acquire & Measure
  • Analyze & Visualize
  • Authoring
  • CAN - FlexRay - LIN
  • Hardware drivers
  • Home automation
  • IC Layout Editor
  • IDE
  • RTOS
  • SCADA - PLC
  • Scientific computation
  • Simulation
  • T-CAD/CAM - EDA
  • Utilities

Open Software Projects

  • Bio Conductor
  • CERN Libraries
  • My Open Bticino
  • Open Avionics
  • Open Bio Foundation
  • Open CASCADE
  • OpenCFD - OpenFOAM
  • OpenCores
  • Orocos Project
  • OSGeo
  • Player Project
  • R-Project
  • VLSI & ASIC Technology

Open HW/FW Projects

  • Baloon Project
  • FreeCores
  • LinuxBIOS
  • OpenBIOS
  • SquidBee
Electric - VLSI Design System E-mail
Wednesday, 03 December 2008 21:46
The Electric VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit designThe Electric (a trademark of Static Free Software, a division of RuLabinsky Enterprises, Incorporated) VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including:
  • Custom IC layout;
  • Schematic Capture (digital and analog);
  • Textual Languages such as VHDL and Verilog Electric(TM);
  • Design-rule checking;
  • Simulation;
  • Layout generation;
  • ....and more!
is written in the Java programming language and is distributed as a single ".jar" file to launch with command java -jar name_file.jar. Electric has many synthesis tools, including routing, compaction, silicon compilation, PLA generation, and compensation. There are various plugins; Electric plug-ins are additional pieces of code that can be downloaded separately (from here) to enhance the system's functionality. Electric reads and writes libraries of circuitry in its own binary format. For portability between computers, it is also able to read and write a textual format of its database. However, for maximum compatibility with other EDA systems, Electric supports a number of popular interchange and manufacturing formats: CIF (Caltech Intermediate Format - I/O), GDS II (Calma GDS interchange format - I/O), EDIF (Electronic Design Interchange Format - I/O), SUE (Schematic User Environment - only Input), DXF (AutoCAD mechanical format - I/O), VHDL (Hardware description language - I/O), Verilog (Hardware description language - only Output), CDL (Cadence's circuit description language - only Output), EAGLE (Schematic capture interface - only Output), ECAD (Schematic capture interface - only Output), HPGL (Plotting language - only Output), Postscript (Plotting language - only Output).

           
 

Font Size Changer

GNU/Linux distributions

  • Fedora Electronic Lab
  • GXSM DVD
  • OSADL
  • Physics
  • RTAI Knoppix 1.2
  • Scientific Linux
  • Slack RTAI
  • XtreemOS

Feed

  • LinuxDevices.com
  • LinuxToday.com
  • Linux-Watch.com
  • LWN.net
  • LXer.com
  • Unixmen

Top 100 Joomla

Clicca qui per votare
www.joomla.it

Polls

What is/are your interest section/s?
 
Powered by ElettroLinux. Copyright (c) 2007-2010 ElettroLinux. Based on template by Siteground. Hosted on Host Invent. Many thanks to LezioniOnLine.

valid xhtml valid css